STEREO
SEP LET and SEP Central

Flight Software Development Plan

STEREO
SEP LET and SEP Central
Flight Software Development Plan

Approved by:

__________________________
Rick Cook, Caltech Space Radiation Laboratory

__________________________
Alan Cummings, Caltech Space Radiation Laboratory

__________________________
Andrew Davis, Caltech Space Radiation Laboratory

__________________________
Richard Mewaldt, Caltech Space Radiation Laboratory

__________________________
Edward Stone, Caltech Space Radiation Laboratory

__________________________
Tycho von Rosenvinge, Goddard Space Flight Center

__________________________
David Curtis, Berkeley Space Sciences Laboratory
# Document Revision Record

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description of Change</th>
<th>Approved By</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>2001-July-24</td>
<td>Preliminary Draft</td>
<td>-</td>
</tr>
<tr>
<td>B</td>
<td>2001-Aug-21</td>
<td>Incorporate Software Requirements Doc and reorganize per Project template</td>
<td>-</td>
</tr>
<tr>
<td>C</td>
<td>2001-Sept-04</td>
<td>Updated figures, added SEP Common Software Material</td>
<td>-</td>
</tr>
<tr>
<td>D</td>
<td>2001-Nov-05</td>
<td>Deleted HET and SIT material – now in separate document. Fleshed out sections 3.3, 4.2, and 4.3</td>
<td>-</td>
</tr>
<tr>
<td>E</td>
<td>2001-Nov-27</td>
<td>Moved Software Requirements to Separate Document. Added resource estimates for CPU, EEPROM, RAM. Added details of build-plan, manpower, schedule. Other misc. updates.</td>
<td>-</td>
</tr>
<tr>
<td>F</td>
<td>2001-Dec-03</td>
<td>Rewrite Test Plan - section 4.3.3. Update schedule. Update resource requirements tables. Reword to reflect that SEP is an instrument with four sensors.</td>
<td>-</td>
</tr>
<tr>
<td>G</td>
<td>2001-Dec-05</td>
<td>Update block diagram, update section 5.5, incorporate markups from ace and wrc.</td>
<td>-</td>
</tr>
<tr>
<td>H</td>
<td>2002-Jan-10</td>
<td>Update schedule, add software requirements summary.</td>
<td>-</td>
</tr>
<tr>
<td>I</td>
<td>2002-Oct-29</td>
<td>Additions to comply with STEREO CCR 460-59. Various other minor updates.</td>
<td>-</td>
</tr>
<tr>
<td>J</td>
<td>2002-Nov-08</td>
<td>Incorporate comments from Caltech review and synchronize schedule with Bob Palfy’s schedule.</td>
<td>-</td>
</tr>
</tbody>
</table>
# Table of Contents

Document Revision Record ........................................................................................................... iii  

1. **Overview** ................................................................................................................................ 1  
   1.1. **Introduction** .......................................................................................................................... 1  
   1.2. **Document Conventions** ......................................................................................................... 1  
   1.3. **Applicable Documents** .......................................................................................................... 1  
   1.4. **Acronyms** ............................................................................................................................... 2  

2. **Host System and Interfaces** ........................................................................................................ 2  
   2.1. **System Overview** .................................................................................................................. 2  
   2.2. **MISC Microprocessor** .......................................................................................................... 3  
       2.2.1. Code Memory ....................................................................................................................... 3  
       2.2.2. Memory Map ....................................................................................................................... 4  
       2.2.3. I/O Bus (G-Buss) Peripherals ............................................................................................ 4  
       2.2.4. Operating System .............................................................................................................. 4  
       2.2.5. Boot PROM ......................................................................................................................... 4  
   2.3. **External Interfaces** ............................................................................................................. 4  
       2.3.1. Interface between the SEP Central MISC and the IMPACT DPU................................. 4  
       2.3.2. Interface between the SEP Central MISC and the LET and SEPT Sensors ............. 5  
   2.4. **Hardware/Software Interfaces** ............................................................................................ 5  

3. **Software Requirements** ......................................................................................................... 5  
   3.1. **Top Level Requirements** .................................................................................................... 5  
       3.1.1. LET Software Requirements ........................................................................................... 6  
       3.1.2. SEP Central Software Requirements ............................................................................... 6  
   3.2. **System Resource Requirements** ........................................................................................ 7  

4. **Software Development** ........................................................................................................... 7  
   4.1. **Top-down Software Development Phases** ......................................................................... 8  
       4.1.1. Requirements Definition and Analysis Phase ................................................................. 8  
       4.1.2. Design Phase ..................................................................................................................... 8  
       4.1.3. Implementation Phase ....................................................................................................... 9  
       4.1.4. System Testing and Acceptance Phase ............................................................................. 9  
   4.2. **Development Environment and Equipment Needed** .................................................... 9  
   4.3. **Product Assurance** ............................................................................................................. 9  
       4.3.1. Software Configuration Management/Backup Plan ....................................................... 9  
       4.3.2. Code Walkthroughs and Peer Reviews ......................................................................... 10  
       4.3.3. Software Acceptance Test Plan ....................................................................................... 10  
       4.3.4. Software Problem Reporting and Tracking ................................................................... 11  
       4.3.5. Risk Assessment .............................................................................................................. 11  
       4.3.6. Software Maintenance .................................................................................................... 11  

5. **Management Plan** ................................................................................................................ 12  
   5.1. **Build Plan** ........................................................................................................................... 12  
   5.2. **Reviews** ............................................................................................................................. 12  
   5.3. **Documents and Source Code** ............................................................................................ 12  
   5.4. **Heritage and Reuse** ............................................................................................................ 12  
   5.5. **Interaction between Caltech and GSFC** ........................................................................... 13  
   5.6. **Staff and Schedule** ............................................................................................................. 13
1. **Overview**

1.1. **Introduction**

The IMPACT SEP instrument consists of four sensors – LET, HET, SEPT, and SIT. Four microprocessors are dedicated to controlling, interfacing, and acquiring data from these sensors. This document defines the development plan for the flight software that will reside in the LET and SEP Central microprocessors. A separate document defines the development plan for the flight software that will reside in the HET and SIT microprocessors.

Flight software for the LET and SEP Central microprocessors will be developed at the Caltech Space Radiation Laboratory (SRL). Previously, the Caltech group developed the flight software for the SIS and CRIS instruments on ACE and for several balloon instruments.

1.2. **Document Conventions**

In this document, TBD (To Be Determined) means that no information currently exists. TBR (To Be Resolved) means that a statement is preliminary. In either case, the acronym is typically followed by the initials of those responsible for providing the information.

1.3. **Applicable Documents**

Some of these documents and drawings can be found on the Berkeley STEREO/IMPACT website: [http://sprg.ssl.berkeley.edu/impact/dwc/](http://sprg.ssl.berkeley.edu/impact/dwc/)

Others are available or will be available from Caltech SRL.

1. Phase A Report/PAIP (Performance Assurance Implementation Plan)
2. IMPACT Performance Specification
3. SEPT Operation Control and Data Processing requirements
4. LET/SEP-Central Software Requirements Document (STEREO-CIT-002.E)
5. P24 MISC processor manual (STEREO-CIT-005.A)
6. IMPACT Intra-Instrument Interface ICD
9. IMPACT/Spacecraft ICD
10. LET Science Data Frame Format Specification (STEREO-CIT-003.5-0)
11. SEP Central MISC Flight Software User Manual
13. SEPT FPGA Data Sheet
14. LET Functional Test Plan (STEREO-CIT-006.A)
15. SEP Commanding and Users Manual (STEREO-CIT-007.A)
1.4. Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACE</td>
<td>Advanced Composition Explorer</td>
</tr>
<tr>
<td>API</td>
<td>Application Programming Interface</td>
</tr>
<tr>
<td>CCSDS</td>
<td>Consultative Committee for Space Data Systems</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processing Unit</td>
</tr>
<tr>
<td>DPU</td>
<td>Data Processing Unit</td>
</tr>
<tr>
<td>EEPROM</td>
<td>Electronically Erasable Programmable Access Memory</td>
</tr>
<tr>
<td>ETU</td>
<td>Engineering Test Unit</td>
</tr>
<tr>
<td>GSE</td>
<td>Ground Support Equipment</td>
</tr>
<tr>
<td>HET</td>
<td>High Energy Telescope</td>
</tr>
<tr>
<td>ICD</td>
<td>Interface Control Document</td>
</tr>
<tr>
<td>IDPU</td>
<td>IMPACT Data Processing Unit</td>
</tr>
<tr>
<td>IMPACT</td>
<td>In situ Measurements of Particles and CME Transients</td>
</tr>
<tr>
<td>LET</td>
<td>Low Energy Telescope</td>
</tr>
<tr>
<td>MISC</td>
<td>Minimal Instruction Set Computer</td>
</tr>
<tr>
<td>PROM</td>
<td>Programmable Read Only Memory</td>
</tr>
<tr>
<td>RAM</td>
<td>Random Access Memory</td>
</tr>
<tr>
<td>SEP</td>
<td>Solar Energetic Particles</td>
</tr>
<tr>
<td>SIT</td>
<td>Suprathermal Ion Telescope</td>
</tr>
<tr>
<td>SEPT-NS</td>
<td>Solar Electron Proton Telescope, North-South oriented</td>
</tr>
<tr>
<td>SEPT-E</td>
<td>Solar Electron Proton Telescope, Ecliptic oriented</td>
</tr>
<tr>
<td>SRAM</td>
<td>Static Random Access Memory</td>
</tr>
<tr>
<td>STEREO</td>
<td>Solar Terrestrial Relations Observatory</td>
</tr>
<tr>
<td>SRL</td>
<td>Space Radiation Laboratory</td>
</tr>
<tr>
<td>UT</td>
<td>Universal Time</td>
</tr>
<tr>
<td>VDD</td>
<td>Version Description Document</td>
</tr>
</tbody>
</table>

2. Host System and Interfaces

2.1. System Overview

The LET, HET, and SIT sensors each require a dedicated microprocessor for onboard data processing. The microprocessor used for LET will be the P24 MISC (Minimal Instruction Set Computer), described below and in Reference 5. Processed data from the microprocessors associated with LET, HET, and SIT will be gathered by the SEP Central microprocessor (also a P24 MISC processor) and formatted for transmission to the IMPACT DPU (per Reference 6 ICD). The two SEPT telescopes do not have a dedicated microprocessor, and data from SEPT will be gathered directly by the SEP Central MISC. Some compression of SEPT data will occur in the SEP Central MISC before the data are...
formatted and transmitted to the IMPACT DPU. Figure 2.1 shows a block diagram of the SEP Sensor Suite.

![Block Diagram of SEP Sensor Suite](image)

Figure 2.1: SEP Sensor Suite Block Diagram

### 2.2. MISC Microprocessor

The P24 MISC has a 24-bit CPU core with dual stack architecture intended to efficiently execute Forth-like instructions. The processor design is simple to allow implementation within field programmable gate arrays. For the LET and SEP Central applications, the MISC is implemented in the ACTEL 54SX72A FPGA. The MISC can be clocked at speeds ranging from 4 to 10 MHz (tested at 16MHz also). See reference 5 for more details.

#### 2.2.1. Code Memory

MISC development boards are provided with 128Kx24 SRAM and up to 256Kx24 EEPROM. The MISC can boot either from EEPROM or over a serial link (configurable via jumper). During boot, system software is copied from EEPROM (or serial link) to SRAM and the software runs from SRAM.
2.2.2. **Memory Map**
The MISC is capable of addressing a memory page of 256K words (each word is 24 bits). Other pages can be reached by pushing a 24-bit address on the return stack and executing the RET instruction, as described in Reference 5, but this capability is not expected to be required for STEREO (128K words of SRAM per MISC will be adequate).

2.2.3. **I/O Bus (G-Buss) Peripherals**
G-buss peripherals will be described in detail in Reference 8. Currently, G-buss peripherals include an interrupt control and status register at address 0, supporting seven prioritized interrupts. Two of these are currently in use to support RS232 serial I/O. G-buss functions that will be added include:

1) A timer to produce periodic interrupts.
2) I/O ports.
3) Additional serial I/O UARTs.

2.2.4. **Operating System**
A Forth operating system with an embedded optimizing forth compiler is implemented. Multi-tasking is implemented via a round-robin system similar to the system implemented in the Harris RTX2010 microprocessor.

2.2.5. **Boot PROM**
Included in the FPGA implementation of the MISC are 16 words of PROM that currently hold a small program to boot over the serial link. Alternatively, booting can occur directly from external EEPROM. The boot method is selected with a jumper on the MISC development board. In serial boot mode, after initial power up, the MISC expects to receive a certain number of bytes over the serial link. Every three bytes received are packed into a 24-bit word, with the first byte going into the most significant slot and the third byte going into the least significant slot. Words are stored beginning at address 1 in SRAM. Execution begins at address 1 following the serial transmission. The boot from EEPROM is similar, however the boot code itself is stored beginning at address $20001 near the start of the EEPROM. This boot program copies a certain number of words from EEPROM starting at $20010 to SRAM starting at address 1. After the copy it jumps to address 1. The serial versus EEPROM boot behavior is achieved by altering the memory map depending on the jumper. The MISC starts at address 0 after power on reset, so address 0 is always mapped to the first location available in the internal ACTEL PROM. This PROM location currently contains a jump to location $20001. Addresses $20001 through $2000F are mapped either to the internal PROM for serial boot, or to the external EEPROM for EEPROM boot.

2.3. **External Interfaces**

2.3.1. **Interface between the SEP Central MISC and the IMPACT DPU**
The SEP Central MISC will interface with the IMPACT DPU via a serial interface as defined in Reference 6. Specific commands, telemetry, and data formats transferred over this interface will be defined in References 6, 7, and 15.
2.3.2. **Interface between the SEP Central MISC and the LET and SEPT Sensors**

There will be two serial interfaces between the LET sensor and the SEP Central MISC. The first interface will be bi-directional, for transferring boot-code, commands, and command responses. The second interface will be uni-directional, for transferring data from the instruments to the SEP Central MISC. These interfaces will be defined in Reference 7.

There will be a single bi-directional serial interface between each of the SEPT telescopes (SEPT-NS, SEPT-E) and SEP Central. These interfaces will be defined in Reference 7.

2.4. **Hardware/Software Interfaces**

The hardware/software interfaces for the SEP Central and LET MISCs (and software routines that will be used to interface to the MISC hardware) will be defined by Rick Cook of Caltech and documented in References 8, 11, and 12.

3. **Software Requirements**

3.1. **Top Level Requirements**

Caltech will develop two software packages for STEREO IMPACT:

1. SEP Central Software
2. LET Software

The SEP Central software consists of the software routines unique to the SEP Central MISC, including the software dedicated to onboard processing of SEPT data. The LET software package consists of the software routines running on the LET MISC.

In addition to the two software packages above, Caltech will also develop and maintain a version of the Forth operating system for the LET and SEP Central MISCs that implements all standard Forth words necessary to implement flight software for LET and SEP Central. This Forth system will allow for the use of assembly-language subroutines where necessary for performance considerations. Associated with this Forth system, Caltech will develop an API that will enable access to the MISC hardware I/O interfaces. A round-robin software multi-tasking environment for the MISC will also be provided. All these items (the Forth operating system for the MISC, the I/O API, the multitasking software) have been developed at Caltech for other missions and projects in addition to the STEREO SEP project. The plans for adaptation and testing of these software modules for STEREO SEP are covered by this document.
Detailed software requirements for LET and SEP Central are defined in the LET and SEP Central Software Requirements document (Reference 4). A short summary of the major requirements is given below.

3.1.1. LET Software Requirements

**Power-On Initialization:** In flight configuration, the LET MISC will boot via the serial link from the SEP Central MISC.

**On-Orbit RAM Patches:** The LET software will include the capability to implement software RAM patches uploaded by command during the mission.

**Science Data Acquisition:** The LET software will be responsible for acquiring science data from the LET front-end electronics.

**Science Data Processing:** The telemetry bandwidth allocated to LET is adequate to telemeter only a fraction of the events recorded by the sensor. Although some events will be telemetered, the LET software will process most events onboard. The objective of the onboard event processing software will be to analyze the data gathered during each event and assign a species and energy to the particle that generated the event.

**Housekeeping and Status Data Acquisition:** The LET MISC will be responsible for gathering LET housekeeping data (voltages, currents, temperatures, etc.). LET housekeeping data will be forwarded to the SEP Central MISC and combined with housekeeping data from the other SEP sensors.

**Beacon Data Processing:** LET beacon data are a subset of LET science data that will be used for real-time space weather operations.

**Data Formatting:** The LET MISC will format LET science data, beacon data, and housekeeping data into CCSDS packets and transmit the frames to the SEP Central MISC via the uni-directional serial interface.

**Command Processing:** LET will receive commands via the bi-directional command serial link to the SEP Central MISC. LET will send command responses via the command serial interface to the SEP Central MISC, where they will be formatted for telemetry.

**Dynamic Threshold Adjustment During High-Rate Periods**

**Periodic Functional Tests**

3.1.2. SEP Central Software Requirements

**Power-On Initialization:** The SEP Central MISC will boot via EEPROM. Each of the SEP sensors will reboot or power-on whenever SEP Central reboots or powers-on. The LET, HET, and SIT sensors will each boot via serial link from SEP Central. Therefore, immediately after booting, the SEP Central MISC will begin the process of transferring boot code from EEPROM to each of these SEP sensors.

**On-Orbit RAM Patches and EEPROM reloads:** The SEP Central software will include the capability to implement software RAM patches uploaded by command during the mission. The SEP Central software will also include the capability to write program uploads to EEPROM during the mission.

**Data Acquisition from SEP sensors:** The SEP Central MISC will acquire science, beacon, and housekeeping data from each of the SEP sensors via the uni-directional serial data link. The protocol for data transfer will be the same for LET, HET, and SIT. Since
SEPT does not have its own processor, the data transfer protocol will be different for SEPT.

**Housekeeping and Status Data Acquisition:** SEP Central will be responsible for acquiring SEP housekeeping and status data (voltages, currents, temperatures, etc.) that are not more sensibly acquired by the SEP sensors. SEP Central will combine these data with the housekeeping data received from the SEP sensors and format the combined housekeeping data into SEP housekeeping messages.

**Data Formatting:** SEP Central will be responsible for buffering SEP science CCSDS data packets and transferring them to the IMPACT IDPU. SEP Central will be responsible for formatting SEP housekeeping and beacon data into SEP housekeeping and beacon messages and transferring them to the IMPACT IDPU.

**Command Processing:** Commands for SEP sensors will be received by the SEP central MISC via the interface to the IMPACT DPU. Commands destined for LET, HET, or SIT will be passed on via the bi-directional SEP serial command link. SEP Central shall monitor the serial command link for command responses from the SEP sensors. These messages shall be formatted by SEP Central and transmitted to the IMPACT DPU in CCSDS command response packets.

**SEPT instrument Control and data processing:** The SEPT sensors do not have a dedicated microprocessor. The SEP Central MISC will perform all control functions required by the SEPT sensors and all in-flight SEPT data processing.

**Timing:** The SEP Central MISC will receive time information from the IMPACT DPU. The SEP Central MISC will use these time messages to control the frame-syncs and minute-markers distributed to the SEP sensors and to fill in the UT time tag in all CCSDS packets forwarded to the IMPACT DPU.

3.2. **System Resource Requirements**

Reference 4 (LET/SEP-Central Software Requirements Document) tabulates the microprocessor cycles, RAM, and EEPROM resource requirements for LET and SEP Central in detail. Based on the software requirements and on previous experience and analysis, and given that each MISC will run at 8 MHz with 128k 24-bit words of RAM, we estimate better than 50% margins for processor cycles and RAM for LET and SEP Central. SEP Central will be equipped with 256k 24-bit words of EEPROM, and we estimate a 50% margin for this resource also. See reference 4 for details.

4. **Software Development**

“Top-down” and “Bottom-up” approaches to software development will run in parallel for the LET and SEP Central MISCs. The Top-down approach can be divided into four phases:

1. Requirements definition and analysis
2. Design
3. Implementation
4. System testing and acceptance testing
The activities occurring during each of these phases are detailed in below. During the requirements definition and design phases, the following Bottom-up activities will occur:

1. Gain familiarity with MISC processor, using small test routines
2. Gather together a suitable set of tools for MISC software development, including MISC simulator, serial communication software, version control software, etc.
3. Verify Forth system on MISC with standard software test suite
4. Prototype onboard processing algorithms to verify feasibility of MISC hardware approach

By the time the implementation phase of the Top-down approach begins, the Bottom-up approach will have resulted in a stable hardware platform and operating system, and software development tools adequate for implementing the software design.

4.1. Top-down Software Development Phases

Although the development phases listed below can be thought of as dividing the software development period into consecutive non-overlapping time periods, activities associated with one phase may be performed in other phases, e.g. most design activity will occur during the design phase, but some preliminary design work may be performed during the requirements definition phase.

4.1.1. Requirements Definition and Analysis Phase

During this phase, Caltech will develop a set of science requirements for LET. These requirements will be recorded in the LET Science Requirements Document (Reference 2). At the same time, Caltech will also develop preliminary designs of the sensor and its front-end electronics.

Using the science requirements, the preliminary instrument and electronics designs, the IMPACT ICD (Reference 6) and consultations with other SEP and IMPACT team members, Caltech engineers and developers will derive a set of software requirements and interface specifications for the LET MISC and the SEP Central MISC. These requirements and specifications will define what data flows into and out of each MISC, the operations each MISC will perform on the data, and the interactions that will occur between the SEP Central MISC and the microprocessors in the LET, HET, and SIT sensors. The specifications will also define the relevant properties of the host system, such as memory requirements, I/O peripherals, safing and reliability requirements, etc. All these requirements will be defined in the LET and SEP Central Software Requirements document (Reference 4).

4.1.2. Design Phase

During this phase, software developers will define the software architecture that will meet the software requirements. The requirements will be sorted into subsystems and all internal and external interfaces will be defined. The design phase will result in a set of design specifications that will include the following:
• Functional design diagrams
• Detailed descriptions of all inputs, outputs, and data formats
• Data processing algorithms
• SEP sensor suite ICDs
• P24 MISC processor manual
• P24 MISC G-buss I/O Interface Document
• Command lists and protocols
• Other TBD design specs

4.1.3. Implementation Phase
In this phase, developers will build software from the design specifications. The software will be written in Forth and assembly language. Assembly language will be used when optimization is required for performance reasons. Coding guidelines and standards used on the ACE mission will be carried over to this project.

4.1.4. System Testing and Acceptance Phase
End-to-end sensor, electronics, and software functional tests will be done using accelerator tests, radiation sources, and built-in self-test routines and test procedures. In addition, simulation data from Monte Carlo models of the LET detector will be used to test the LET onboard processing software. The software acceptance test plan is described in section 4.3.3 below. Software walkthroughs will occur at software peer reviews, and reports and status of action items will be presented at PDR, CDR, and other Project reviews.

4.2. Development Environment and Equipment Needed
The software development environment for the LET and SEP Central MISCs will consist of PCs running Windows 2000 Pro and Win32Forth. A complete MISC simulator running under Win32Forth currently exists and is used to test code independent of MISC hardware.

The Forth system running on the MISC can be controlled via an RS232 serial link to a PC. Code can be uploaded via this serial link and thus development/test of software can easily take place directly on the MISC.

4.3. Product Assurance
The following is based on the approach taken on ACE for software configuration control and flight software integrity assurance. This same approach will be taken for the STEREO SEP software development at Caltech.

4.3.1. Software Configuration Management/Backup Plan
• Only one person will be authorized to load flight software into flight CPUs – the lead electrical engineer.
• The lead engineer will maintain separate directories for the ahead and behind spacecraft, and separate subdirectories for the LET and SEP Central flight software. The directory name will include the date the code was last modified.
• At the beginning of any day on which the lead engineer will be working on the flight software, the flight software directories will be duplicated, and the new directories renamed with the current date. Any changes will be made within the new directories.
• Beginning in the implementation phase, a Software Development Log will be maintained by the lead engineer containing the date of any change, a description of the change, and the reason for the change.
• At the end of each day of software work, the lead engineer will backup the current flight software directories to a different computer and/or to removable media.
• One or two software developers will be working under the lead engineer. Each developer will be required to implement version control for his/her portion of the code.
• Periodically, a software developer will deliver his/her portion of the code to the lead engineer, who will incorporate it into the main software package.
• There will never be more than one person working on the same piece of code. If a change is required, the responsible developer will make the change and re-deliver new code to the lead engineer.
• During the EEPROM burn-in process, checksums will be calculated and recorded. During boot of a flight CPU, the EEPROMs will be read and same checksum will be calculated and typed out. Formal checkout procedures will include recording these checksums and verifying the proper values.
• After the beginning of integration and test with flight hardware, Version Description Documents (VDDs) shall accompany all Software releases. The VDD shall contain the functionality of the build/release, a list of closed software problem reports, a list of liens/workarounds, installation instructions, and a list of deliverable source code files.

4.3.2. Code Walkthroughs and Peer Reviews
Reviews by Project personnel of the software requirements and development shall occur several times during the development and implementation phases. Action items from these reviews will be captured and the status of these action items will be presented at PDR, CDR, and other Project Reviews.

A walkthrough of mission critical code shall be conducted some months before acceptance testing of the flight code. Project personnel will be invited to this review in addition to IMPACT team members not involved in the writing of the code.

4.3.3. Software Acceptance Test Plan
• Software tests will start at the module level. As the code builds up, system-level testing will start, and the majority of the test time will be targeted at the system level.
A Test Readiness Review shall precede formal acceptance testing. STEREO Project personnel will be invited to this review.

Formal acceptance tests will be performed on the LET sensor, including the flight software, during the SEP integration and test phase. Similarly, SEP Central and its associated software will undergo acceptance tests as a unit, and as part of the SEP sensor suite.

During environmental tests and suite level testing, more experience and test time with the flight software and real sensor data will be gained, and changes are expected. Any subsequent changes in the flight software will result in a repeat of these acceptance tests.

The acceptance tests for the LET and SEP Central flight software shall be designed to verify each of the software functional requirements as called out in the requirements documents and also the functions provided by the Forth operating system, the I/O API, and the multitasking software running on the MISC.

A software requirements verification matrix shall be created and maintained by the SEP team to aid in verifying that the software meets the requirements. The matrix will be available for review by the STEREO Project. A preliminary software requirements verification matrix will be presented at CDR and a final version will be presented at the Software Acceptance Review, following successful completion of the acceptance tests.

The LET Functional Test Plan (Reference 14) describes many of the tests that will be used during acceptance testing.

A Software Acceptance Review shall follow the successful completion of the acceptance tests, and the SEP team shall present a test report. STEREO Project will be invited to this review.

4.3.4. Software Problem Reporting and Tracking

Prior to installation in flight hardware, problems shall be documented and tracked in the Software Development Log. Once the software has passed acceptance tests and is installed in flight hardware, the problem reporting and tracking system used by the flight hardware will be used, as described in the PAIP (Reference 1).

4.3.5. Risk Assessment

Loss of the lead engineer Rick Cook or the software developer Andrew Davis would have significant schedule impacts.

4.3.6. Software Maintenance

After LET and SEP Central are delivered, the ETUs, together with the supporting GSE, shall be maintained at Caltech. Any problems can be recreated and diagnosed in this environment. Code changes shall be run through an acceptance test prior to loading into the flight hardware. Every effort will be used to keep the flight software programmers available (though probably on another program) to make any necessary changes through the life of the program. Software documentation will be adequate to allow another programmer to understand and make changes to the software if necessary.
5. Management Plan

5.1. Build Plan
Code shall be developed using many incremental builds. The Forth environment is extremely modular in nature, with complex software structures being built from many smaller, simpler structures that are independently developed and tested. However, the following software development milestones can be identified:

- Build 1 – Support Initial Logic Board. Includes Forth OS, VLSI and Actel interface.
- Build 3 – Support SEP integration. Final data processing routines.
- Final Build – Final Flight software.

5.2. Reviews
- A Software Requirements Review shall be held with the SEP team and STEREO project personnel attending to ensure that the documented requirements are complete and clear.
- At Instrument CDR, the Software Design shall be reviewed.
- A Critical Software walkthrough shall be held with project personnel a few months before the SEP acceptance tests are scheduled.

At each review, action items will be recorded and addressed.

5.3. Documents and Source Code
The LET and SEP Central Flight Software shall be documented by:
1. P24 MISC processor manual (STEREO-CIT-005.A)
2. IMPACT Intra-Instrument Serial Interface ICD
4. P24 MISC G-buss I/O Interface Document
5. LET Science Data Frame Format Specification (STEREO-CIT-003.5-0)
7. LET MISC Flight Software User Manual
8. SEPT FPGA Data Sheet
9. SEPT Operation Control and Data Processing Requirements
10. Developers Software Development Log
11. Source code comments
12. SEP Commanding and Users Manual (STEREO-CIT-007.A)

5.4. Heritage and Reuse
Previously, the Caltech group developed the flight software for the SIS and CRIS instruments on ACE and for several balloon instruments. The GSFC group developed the...
flight software for the EPACT instrument suite on WIND. Many algorithms and software routines developed for these projects will be reused for STEREO SEP.

5.5. Interaction between Caltech and GSFC

GSFC will develop flight software for the SIT and HET microprocessors. ICDs (Reference 7) will describe the communications interface between the SEP sensors and the SEP Central MISC, with adequate information to allow GSFC to design and build hardware and software that utilizes the interface.

Prior to SEP integration, Caltech will provide a SEP Central Simulator to GSFC. Caltech personnel will also visit GSFC with a SEP Central MISC to test the interface between HET, SIT and the SEP Central MISC. This would occur after software build 2.

5.6. Staff and Schedule

Lead engineer and software developer: Rick Cook, Caltech SRL
Software developers: Andrew Davis, Allan Labrador, Caltech SRL.

Software maintenance following delivery of the IMPACT suite to the spacecraft will be on an as-needed basis, not included in the table below.

LET and SEP Central Software Development Schedule

<table>
<thead>
<tr>
<th>Task Description</th>
<th>Hours</th>
<th>Start</th>
<th>Finish</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flight software</td>
<td>2,366.4 hrs</td>
<td>08/15/01</td>
<td>05/28/04</td>
</tr>
<tr>
<td>Write preliminary software dev plan</td>
<td>48 hrs</td>
<td>08/15/01</td>
<td>11/27/01</td>
</tr>
<tr>
<td>Write software requirements doc</td>
<td>28.8 hrs</td>
<td>11/14/01</td>
<td>01/15/02</td>
</tr>
<tr>
<td>Write data transfer protocol section of SEP ICD</td>
<td>20.4 hrs</td>
<td>07/02/02</td>
<td>10/23/02</td>
</tr>
<tr>
<td>LET software build 1</td>
<td>243.2 hrs</td>
<td>07/02/02</td>
<td>02/05/03</td>
</tr>
<tr>
<td>SEP Central software build 1</td>
<td>243.2 hrs</td>
<td>09/03/02</td>
<td>04/08/03</td>
</tr>
<tr>
<td>Prepare for software design review</td>
<td>16 hrs</td>
<td>05/13/02</td>
<td>05/20/02</td>
</tr>
<tr>
<td>Software des review in conjunct with SEP mtng</td>
<td>0 hrs</td>
<td>05/21/02</td>
<td>05/21/02</td>
</tr>
<tr>
<td>Write final software dev plan</td>
<td>16 hrs</td>
<td>09/23/02</td>
<td>09/27/02</td>
</tr>
<tr>
<td>LET software build 2</td>
<td>312 hrs</td>
<td>02/06/02</td>
<td>05/05/03</td>
</tr>
<tr>
<td>SEP Central software build 2</td>
<td>312 hrs</td>
<td>04/09/03</td>
<td>07/07/03</td>
</tr>
<tr>
<td>LET software build 3</td>
<td>352 hrs</td>
<td>05/06/03</td>
<td>10/09/03</td>
</tr>
<tr>
<td>SEP Central software build 3</td>
<td>352 hrs</td>
<td>07/08/03</td>
<td>12/09/03</td>
</tr>
<tr>
<td>Software support of SEP integration</td>
<td>184 hrs</td>
<td>12/29/03</td>
<td>06/11/04</td>
</tr>
<tr>
<td>Write flight software user manuals</td>
<td>12 hrs</td>
<td>12/29/03</td>
<td>01/06/04</td>
</tr>
<tr>
<td>Final flight software build</td>
<td>52.8 hrs</td>
<td>12/10/03</td>
<td>01/09/04</td>
</tr>
<tr>
<td>Support acceptance tests of SEP instruments</td>
<td>78 hrs</td>
<td>04/02/04</td>
<td>05/07/04</td>
</tr>
<tr>
<td>Software support of SEP accelerator tests</td>
<td>96 hrs</td>
<td>04/30/04</td>
<td>05/28/04</td>
</tr>
</tbody>
</table>